Abstract
Electronic analog to digital converters (EADCs) face serious challenges when the root mean square timing jitter of the sampling pulse is less than a f......
小提示：本篇文献需要登录阅读全文，点击跳转登录
Full Text Link
