Abstract
We propose a new spintronics-based memory architecture with 2 MTJs and 4 transistors as a unit cell for high-speed application. The architecture emplo......
小提示：本篇文献需要登录阅读全文，点击跳转登录
Full Text Link
