Abstract
By exploiting the principle of harmonic generation at mm-wave frequencies, a low-power 160-GHz PLL is designed in a standard 65-nm CMOS technology. Us......
小提示：本篇文献需要登录阅读全文，点击跳转登录
Full Text Link
