Abstract
This paper presents a dual-modular-redundancy and dual-level error-interception based triple-node-upset (TNU) tolerant latch design (namely DDETT) for......
小提示:本篇文献需要登录阅读全文,点击跳转登录